

#### SLUS820D-FEBRUARY 2008-REVISED JUNE 2008

# TPS2358 Dual-Slot ATCA AdvancedMC<sup>™</sup> Controller

## FEATURES

- ATCA AdvancedMC<sup>™</sup> Compliant
- Full Power Control for Two AdvancedMC<sup>™</sup>Modules
- Independent 12-V Current Limit and Fast Trip
- 12-V FET ORing for MicroTCA™
- Internal 3.3-V Current Limit
- Power Good and Fault Outputs
- 48-Pin PQFN Package


## **APPLICATIONS**

- ATCA Carrier Boards
- MicroTCA<sup>™</sup> Power Modules
- AdvancedMC<sup>™</sup> Slots
- Systems Using 12 V and 3.3 V
- Base Stations

# DESCRIPTION

The TPS2358 dual-slot hot-plug controller provides all required power interface functions for two AdvancedMC<sup>™</sup> (Advanced Mezzanine Card) modules.

Two fully integrated 3.3-V channels provide inrush control, current limiting, and overload protection. The two 12-V channels use an external FET to provide the same functions, along with ORing control circuits that allow an external FET to prevent reverse current flow. The 3.3-V current limits are factory set to AdvancedMC<sup>TM</sup> compliant levels and the 12-V current limits are programmed using external sense resistors. The accurate current sense comparators of the TPS2358 satisfy the narrow ATCA AdvancedMC<sup>TM</sup> current limit requirements.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. AdvancedMC, MicroTCA are trademarks of PICMG.

#### TYPICAL APPLICATION DIAGRAM



www.ti.com

#### ORDERING INFORMATION<sup>(1)</sup>

DEVICE	TEMPERATURE	PACKAGE <sup>(2)</sup>	ORDERING CODE		
TPS2358	-40°C to 85°C	QFN48	TPS2358RGZ		

(1) Add an R suffix to the device type for tape and reel.

(2) For the most current package and ordering information see the Package Option Addendum at the end of this document or see the TI Web site at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

PARAMETER	VALUE	Unit
PASSx, BLKx	0 to 30	
IN12x, OUT12x, SENPx, SENMx, SETx, EN12x, FLTx, PGx, ORENx	0 to 17	
IN3x, OUT3x, EN3x, VDDx, CTx, SUMx	0 to 5	v
AGND, GNDx	-0.3 to 0.3	
FLTx, PGx	5	
SUMx	5	mA
VINT	-1 to 1	ША
OUT3x	Internally limited	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device under any conditions beyond those indicated under recommended operating conditions is neither implied nor guaranteed. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

## **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

TEST METHOD	MIN	UNITS	
Human Body Model (HBM)	2		
Charged Device Model (CDM)	0.5	kV	

### **DISSIPATION RATINGS**

PACKAGE	θ <sub>JA</sub> - High-k (°C/W)		
QFN48 - RGZ	29.1		

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNITS	
V <sub>IN12x</sub>	12-V input supply	8.5	12	15		
V <sub>IN3x</sub>	3.3-V input supply	3	3.3	4	V	
V <sub>VDD3x</sub>	3.3-V input supply	3	3.3	4		
I <sub>OUT3x</sub>	3.3-V output current			165	mA	
I <sub>SUMx</sub>	Summing pin current		100	1000	۸	
	PASSx pin board leakage current	-1		1	μA	
	VINT bypass capacitance	1	10	250	nF	
Τ <sub>J</sub>	Operating junction temperature range	-40		125	°C	



www.ti.com

## **ELECTRICAL CHARACTERISTICS**

IN3A = IN3B = VDD3A = VDD3B = 3.3 V. IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12 V.  $\overline{\text{EN12A}} = \overline{\text{EN12B}} = \overline{\text{EN3A}} = \overline{\text{EN3B}} = \overline{\text{ORENA}} = \overline{\text{ORENB}} = \text{CT12A} = \text{CT12B} = \text{CT3A} = \text{CT3B} = \text{AGND} = \text{GNDA} = \text{GNDB} = 0 \text{ V}$ . SUM12A = SUM12B =  $6.8 \text{ k}\Omega$  to ground. SUM3A = SUM3B =  $3.3 \text{ k}\Omega$  to ground. All other pins open. Over free air temperature operating range and all voltages referenced to AGND, unless otherwise noted.

PARAMETER	ARAMETER CONDITIONS		TYP	MAX	UNITS	
ENABLE Inputs			L.			
Threshold voltage, falling edge		1.2	1.3	1.4	V	
Hysteresis <sup>(1)</sup>		20	50	80	mV	
Pullup current	$\overline{\text{ENx}} = \overline{\text{ORENx}} = 0 \text{ V}$	5	8	15		
Input bias current	$\overline{\text{EN12x}} = \overline{\text{ORENx}} = 17 \text{ V}$		6	15	μA	
Input bias current	$\overline{\text{EN3x}} = 5 \text{ V}$		1	5		
3.3-V turn off time	$\overline{\text{EN3x}}$ deasserts to V <sub>OUT3x</sub> < 1.0 V, C <sub>OUT</sub> = 0 $\mu$ F			10		
12-V turn off time	$\overline{\text{EN12x}}$ deasserts to V_{\text{OUT12x}} < 1.0 V, C_{\text{OUT}} = 0 $\mu\text{F},$ Q_{GATE} = 35 nF			20	μs	
POWER GOOD Outputs			L.			
Low voltage	Sinking 2 mA		0.14	0.25	V	
Leakage current	PGx = 17 V			1	μA	
Threshold voltage	PG12x, falling VOUT12x	10.2	10.5	10.8		
	PG3x, falling VOUT3x	2.7	2.8	2.9	V	
Hysteresis <sup>(1)</sup>	PG12x, measured at OUT12x		130			
	PG3x, measured at OUT3x		50		mV	
Deglitch time <sup>(1)</sup>	PGx falling	50	100	150	μs	
FAULT Outputs		L				
Low voltage	Sinking 2 mA		0.14	0.25	V	
Leakage current	$\overline{PGx} = 17 V$			1	μA	
VINT						
Output voltage	0 < I <sub>VINT</sub> < 50 μA	2	2.3	2.8	V	
Fault Timer						
Sourcing current	V <sub>CTx</sub> = 0 V, during fault	-7	-10	-13	•	
Sinking current	V <sub>CTx</sub> = 2 V	7	10	13	μA	
Upper threshold voltage		1.3	1.35	1.4	.,	
Lower threshold voltage		0.33	0.35	0.37	V	
12-V Summing Node	1	I	I	I_		
Input referred offset	$V_{SENMx}$ = 10.8 - 13.2 V, $V_{SENPx}$ = $V_{SENMx}$ + 50 mV, measure $V_{SETx}$ - $V_{SENMx}$	-2		2	mV	
Summing threshold	V <sub>PASSx</sub> = 15 V	0.66	0.675	0.69	V	
Leakage current	V <sub>SETx</sub> = V <sub>SENMx</sub> – 10 mV			1	μΑ	
12-V Current Limit						
Current limit threshold	$R_{SUMx}$ = 6.8 kΩ, $R_{SETx}$ = 422 Ω, increase I <sub>LOADx</sub> and measure $V_{SENPx} - V_{SENMx}$ when $V_{PASSx}$ = 15 V	47.5	50	52.5	mV	
Sink current in current limit	$V_{SUMx}$ = 1 V, $V_{PASSx}$ = 12 V, measure I <sub>PASSx</sub>	20		40	μA	
Fast trip threshold	Measure V <sub>SENPx</sub> – V <sub>SENMx</sub>	80	100	120	mV	
Fast turn-off delay <sup>(1)</sup>	20 mV overdrive, C <sub>PASSx</sub> = 0 pF, t <sub>p50-50</sub>		200	300	ns	
Timer start threshold	V <sub>PASSx</sub> - V <sub>INx</sub> when timer starts, while V <sub>PASSx</sub> falling due to over current	5	6	7	V	

(1) Not production tested.

www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

IN3A = IN3B = VDD3A = VDD3B = 3.3 V. IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12 V.  $\overline{\text{EN12A}} = \overline{\text{EN12B}} = \overline{\text{EN3A}} = \overline{\text{EN3B}} = \overline{\text{ORENA}} = \overline{\text{ORENB}} = \text{CT12A} = \text{CT12B} = \text{CT3A} = \text{CT3B} = \text{AGND} = \text{GNDA} = \text{GNDB} = 0 \text{ V}$ . SUM12A = SUM12B =  $6.8 \text{ k}\Omega$  to ground. SUM3A = SUM3B =  $3.3 \text{ k}\Omega$  to ground. All other pins open. Over free air temperature operating range and all voltages referenced to AGND, unless otherwise noted.

PARAMETER			ТҮР	MAX	UNITS	
12-V UVLO			1	J.		
UVLO rising	IN12x rising	8.1	8.5	8.9		
UVLO hysteresis <sup>(2)</sup>	IN12x falling	0.44	0.5	0.59	V	
12-V BLOCKING				J.		
Turn-on threshold	Measure V <sub>SENPx</sub> – V <sub>OUTx</sub>	5	10	15		
Turn-off threshold	Measure V <sub>SENPx</sub> – V <sub>OUTx</sub>	-5	-3	0	mV	
Turn-off delay <sup>(2)</sup>	20 mV overdrive, $C_{BLKx} = 0 \text{ pF}$ , $t_{p50-50}$		200	300	ns	
12-V Gate Drivers ( PAS	Sx, BLKx )	<u> </u>	L.			
Output voltage	$V_{INx} = V_{OUTx} = 10 V$	21.5	23	24.5	V	
Sourcing current	V <sub>IN12x</sub> = V <sub>OUT12x</sub> = 10 V, V <sub>PASSx</sub> = V <sub>BLKx</sub> = 17 V	20	30	40	μA	
Cipling ourrent	Fast turnoff, V <sub>PASSx</sub> = V <sub>BLKx</sub> = 14 V	0.5	1		А	
Sinking current	Sustained, $V_{PASSx} = V_{BLKx} = 4 - 25 V$	6	14	25	mA	
Pulldown resistance	In OTSD ( at 150 °C )	14	20	26	kΩ	
Fast turn-off duration <sup>(2)</sup>		5	10	15	μs	
Disable delay <sup>(2)</sup>	EN12x pin to PASSx and BLKx, tp50-90			1	μs	
Startup time <sup>(2)</sup>	IN12x rising to PASSx and BLKx sourcing			0.25	ms	
3.3-V Summing Node				·		
Summing threshold		655	675	695	mV	
3.3-V Current Limit				·		
On resistance	I <sub>OUT3x</sub> = 150 mA		290	500	mΩ	
Current limit	$R_{SUM3x} = 3.3 \text{ k}\Omega$ , $V_{OUT3x} = 0 \text{ V}$	170	195	225	~ ^	
Fast trip threshold		250	300	400	mA	
Fast turn-off delay <sup>(2)</sup>	$I_{OUT3x} = 400 \text{ mA}, t_{p50-50}$		750	1300	ns	
3.3-V UVLO						
UVLO rising	IN3x rising	2.65	2.75	2.85	V	
UVLO hysteresis <sup>(2)</sup>	IN3x falling	200	240	300	mV	
Supply Currents (I <sub>INx</sub> + Is	SENPx + I <sub>SENMx</sub> + I <sub>SETx</sub> + I <sub>VDDx</sub> )					
All channels enabled	$I_{OUT3A} = I_{OUT3B} = 0$		3.1	4	mA	
All channels disabled			2	2.8	ША	
Thermal Shutdown						
Whole-chip shutdown temperature <sup>(2)</sup>	$T_J$ rising, $I_{OUT3A} = I_{OUT3B} = 0$	140	150			
3.3 V channel shutdown temperature <sup>(2)</sup>	$T_{J}$ rising, $I_{OUT3A}$ or $I_{OUT3B}$ in current limit	130	140		°C	
Hysteresis <sup>(2)</sup>	Whole chip or 3.3-V channel		10			

(2) Not production tested.



## **DEVICE INFORMATION**

## SIGNAL AND PIN NAMING BLOCK

The PICMG<sup>TM</sup> AdvancedMC<sup>TM</sup> specification refers to 3.3-V power as management power and refers to 12-V power as payload power. This datasheet uses a naming convention that reflects the associated voltage (12 V to 3 V) and AdvancedMC<sup>TM</sup> slot (A or B).

- Signals and pins associated with slot A 12-V payload power end with 12A.
- Signals and pins associated with slot A 3.3-V management power end with 3A.
- Signals and pins associated with slot B 12-V payload power end with 12B.
- Signals and pins associated with slot B 3.3-V management power end with 3B.

Pins and signals unique to 12-V channels have only an A or B suffix.

## **TPS2358 Block Diagrams**




Figure 1. 12-V Channel Circuitry



www.ti.com






Figure 2. 3-V Channel Circuitry












#### **TERMINAL FUNCTIONS**

PIN#	NAME	TYPE	DESCRIPTION
1	IN12A	V <sub>DD</sub>	12A input
2	SENPA	I	12A input sense
3	SETA	I	12A current limit set
4	SENMA	I	12A current limit sense
5	VINT	I/O	Bypass capacitor connection point for internal supply
6	PG12A	0	12A power good output, active low, asserts when OUT12A > VPG12A
7	SUM12A	I/O	12A summing node
8	ORENA	I	12A blocking transistor enable, active low
9	GND	GND	Connect pin to ground
10	GND	GND	Connect pin to ground
11	PG12B	0	12B power good output, active low, asserts when OUT12B > VPG12B
12	SUM12B	I/O	12B summing node



Texas

www.ti.com

## **TERMINAL FUNCTIONS (continued)**

PIN#	NAME	TYPE	DESCRIPTION
13	CT12B	I/O	12B fault timing capacitor
14	FLT12B	0	12B fault output, active low, asserted when 12B fault timer runs out
15	BLKB	0	12B blocking transistor gate drive
16	OUT12B	I/O	12B output
17	GNDB	GND	12B power ground
18	ORENB	I	12B blocking transistor enable, active low
19	PASSB	0	12B pass transistor gate drive
20	SENMB	I	12B current limit sense
21	SETB	I	12B current limit set
22	SENPB	I	12B input sense
23	IN12B	V <sub>DD</sub>	12B input
24	IN3B	V <sub>DD</sub>	3B input
25	OUT3B	I/O	3B output
26	CT3B	I/O	3B fault timing capacitor
27	FLT3B	0	3B fault output, active low, asserted when 3B fault timer runs out
28	PG3B	0	3B power good output, active low, asserts when OUT3B > 2.8 V
29	SUM3B	I/O	3B summing node
30	VDD3B	V <sub>DD</sub>	3B charge pump input
31	AGND	GND	Analog ground
32	SUM3A	I/O	3A summing node
33	PG3A	0	3A power good output, active low, asserts when OUT3A > 2.8 V
34	FLT3A	0	3A fault output, active low, asserted when 3A fault timer runs out
35	CT3A	I/O	3A fault timing capacitor
36	OUT3A	I/O	3A output
37	IN3A	V <sub>DD</sub>	3A input
38	VDD3A	V <sub>DD</sub>	3A charge pump input
39	EN3B		3B enable, (default active low)
40	EN3A	I	3A enable, (default active low)
41	EN12B	I	12B enable, (default active low)
42	PASSA	0	12A pass transistor gate drive
43	EN12A	I	12A enable, (default active low)
44	GNDA	GND	12A power ground
45	OUT12A	I/O	12A output
46	BLKA	0	12A blocking transistor gate drive
47	FLT12A	I/O	12A fault output, active low, asserted when 12A fault timer runs out
48	CT12A	I/O	12A fault timing capacitor





SLUS820D-FEBRUARY 2008-REVISED JUNE 2008

## DEVICE INFORMATION

## DETAILED PIN DESCRIPTION

**AGND** Ground pin for the analog circuitry inside the TPS2358.

**BLKx** Gate drive pin for the 12x channel BLK FET. This pin sources 30  $\mu$ A to turn the FET on. An internal clamp prevents this pin from rising more than 14.5 V above OUT12x. Setting the ORENx pin high holds the BLKx pin low.

**CTx** A capacitor from CTx to GND sets the time the channel can remain in current limit before it shuts down and declares a fault. Current limit causes this pin to source 10  $\mu$ A into the external capacitor (CT). When VCTx reaches 1.35 V, the TPS2358 shuts the channel off by pulling the PASSx pin low and declares an over-current fault by pulling the FLTx pin low.

**EN12x** Active low enable input. Pulling this pin high (or allowing it to float high) turns off channel 12x by pulling both BLKx and PASSx low. An internal 200-k $\Omega$  resistor pulls this pin up to VINT when disconnected.

**EN3x** Active low enable input. Pulling this pin high (or allowing it to float high) turns off channel 3x by pulling the gate of the internal pass FET to GND. An internal 200-kΩ resistor pulls this pin up to VINT when disconnected.

**FLTx** Active low open-drain output indicating that channel x has remained in current limit long enough to time out the fault timer and shut the channel down.

**IN12x** Supply pin for channel 12x internal circuitry.

IN3x Supply pin for channel 3x internal pass FET.

**ORENX** Active low input. Pulling this pin low allows the 12x channel ORing function to operate normally. Pulling this pin high (or allowing it to float high) disables the ORing function by pulling the BLKx pin low. An internal 200-k $\Omega$  resistor pulls this pin up to VINT when disconnected.

**OUT12x** Senses the output voltage of the channel 12x path.

**OUT3x** Output of the channel 3x internal pass FET.

**PASSx** Gate drive pin for the 12x channel pass FET. This pin sources 30 µA to turn the FET on. An internal clamp prevents this pin from rising more than 14.5 V above IN12x.

**PGx** Active low open-drain output indicating that channel x output voltage has dropped below the PG threshold, which nominally equals 2.85 V for the 3x channels and 10.5 V for the 12x channels.

SENMx Senses the voltage on the low side of the channel 12x current sense resistor.

**SENPx** Senses the voltage on the high side of the channel 12x current sense resistor.


**SETx** A resistor connected from this pin to SENPx sets the current limit level in conjunction with the current sense resistor and the resistor connected to the SUM12x pin, as described in 12-V thresholds – setting current limit and fast over current trip section.

**SUMx** A resistor connected from this pin to ground forms part of the channel x current limit. As the current delivered to the load increases, so does the voltage on this pin. When the voltage on this pin reaches a threshold of 675 mV, the current limit amplifier acts to prevent the current from further increasing.

**VDD3x** Supply pin for channel3x internal circuitry.

**VINT** This pin connects to the internal 2.35-V rail. A  $0.1-\mu$ F capacitor must be connected from this pin to ground. Do not connect other external circuitry to this pin.









#### www.ti.com





SLUS820D-FEBRUARY 2008-REVISED JUNE 2008



## **TYPICAL CHARACTERISTICS (continued)**



M 200µs 12.5MS/s

A Ch2 / 604mY

80.0ns/pt


2.07

Ch2

200mV

Ch1

SLUS820D-FEBRUARY 2008-REVISED JUNE 2008



## **TYPICAL CHARACTERISTICS (continued)**

Figure 14. OUT3A Short Circuit under Full Load (165 mA) Zoom View





Figure 15. OUT3A Short Circuit Under Full Load (165 mA) Wide View

TEXAS INSTRUMENTS

www.ti.com


SLUS820D-FEBRUARY 2008-REVISED JUNE 2008



## **TYPICAL CHARACTERISTICS (continued)**

Figure 17. OUT12A Startup Into 500- $\Omega$ , 830- $\mu$ F Load

SLUS820D-FEBRUARY 2008-REVISED JUNE 2008



**TYPICAL CHARACTERISTICS (continued)** 

Figure 19. OUT12A Short Circuit Under Full Load (6.7 A) Wide View

Βw

1

Ch1

Ch3

10.0Y

10.0Y

Bw

Ch2

1.07

800ns/pt

11111


M 2.0ms 1.25MS/s

A Ch1 🔨 3.2V

TEXAS INSTRUMENTS

www.ti.com

SLUS820D-FEBRUARY 2008-REVISED JUNE 2008



## **TYPICAL CHARACTERISTICS (continued)**

Figure 20. OUT12A Short Circuit Under Full Load (6.7 A) Zoom View





Figure 21. OUT12A Startup Into Short Circuit

TEXAS INSTRUMENTS

www.ti.com

SLUS820D-FEBRUARY 2008-REVISED JUNE 2008



TYPICAL CHARACTERISTICS (continued)

Figure 22. OUT12A Overloaded While Supplying 6.7 A



## **REFERENCE INFORMATION**

The TPS2358 has been designed to simplify compliance with the PICMG-AMC.R2.0 and PICMG-MTCA.0 specifications. These specifications were developed by the PCI Industrial Computer Manufacturers Group (PICMG). These two specifications are derivations of the PICMG-ATCA (Advanced Telecommunication Computing Architecture) specification originally released in December, 2002.

## **PICMG-AMC** Highlights

- AMC Advanced Mezzanine Cards
- Designed to Plug Into ATCA Carrier Boards
- AdvancedMC<sup>™</sup> Focuses on Low Cost
- 1 to 8 AdvancedMC<sup>™</sup> per ATCA Carrier Board
- 3.3-V Management Power (maximum current draw of 150 mA)
- 12-V Payload Power (converted to required voltages on AMC)
- Maximum 80-W Dissipation per AdvancedMC<sup>™</sup>
- Hotswap and Current Limiting Must be Present on Carrier Board
- For Details,See www.picmg.org/v2internal/AdvancedMC.htm

## **PICMG-MTCA Highlights**

- MTCA MicroTelecommunications Computing Architecture
- Architecture for Using AMCs Without an ATCA Carrier Board
- Up to 12 AMCs Per System, Plus Two MCHs and Two CUs
- Focuses on Low Cost
- All Functions of ATCA Carrier Board Must be Provided
- MicroTCA is Also Known as MTCA, mTCA, or uTCA
- For Details, See www.picmg.org/v2internal/microTCA.htm



## SYSTEM OPERATION

## Introduction

The TPS2358 controls two 12-V power paths and two 3.3-V power paths. Each power path can draw from a single common supply, or from two independent supplies. The TPS2358 is in a 48-pin QFN package. The following sections describe the main functions of the TPS2358 and provide guidance for designing systems around this device.

## Control Logic and Power-On Reset

The TPS2358's circuitry draws power from an internal bus fed by a preregulator. A capacitor attached to the VINT pin provides decoupling and output filtering for this preregulator. It can draw power from any of four inputs (IN12A, IN12B, IN3A, or IN3B) or from any of four outputs (OUT12A, OUT12B, OUT3A, or OUT3B). This feature allows the internal circuitry to function regardless of which channels receive power, or from what source. The four external FET drive pins (PASSA, PASSB, BLKA, and BLKB) are held low during startup to ensure that the two 12-V channels remain off. The internal 3.3-V channels are also held off. When the voltage on the internal VINT rail exceeds approximately 1 V, the power-on reset circuit initializes the TPS2358.

### Enable Functions

The TPS2358 provides three external enable pins for each of its two AdvancedMC<sup>TM</sup> slots. Pulling the EN3x low turns on the 3x channel. Pulling the EN12x pin turns on the 12x channel. If the EN12x pin goes high, the TPS2358 pulls both the PASSx and BLKx pins to ground. Pulling the ORENx pin low turns on the reverse blocking circuitry in the 12x channel. If the ORENx pin goes high, then the BLKx pin remains low. Each of the six enable pins has an internal 200-k $\Omega$  pullup resistor to VINT.

## Power Good (PG) Outputs

The TPS2358 provides four active-low open-drain outputs that monitor the status of the four output voltage rails. The power good output for each channel pulls low whenever the voltage on its OUTx pin exceeds the PG threshold. The 3.3-V channels have nominal thresholds of 2.85 V and the 12-V channels have nominal thresholds of 10.5 V.

## Fault (FLT) Outputs

The TPS2358 provides four active-low, open-drain fault outputs, one for each channel. A fault output pulls low when the channel has remained in current limit long enough to run out the fault timer. A channel experiencing a fault condition automatically shuts down. To clear the fault and re-enable the channel, turn the channel off and back on using the appropriate ENx pin.

## **Current Limit and Fast Trip Thresholds**

All four channels monitor current by sensing the voltage across a resistor. The 3.3-V channels use internal sense resistors with a nominal value of 290 m $\Omega$ . The 12-V channels use external sense resistors that typically lie in the range of 4 - 10 m $\Omega$ . Each channel features two distinct thresholds: a current limit threshold and a fast trip threshold.

The current limit threshold sets the regulation point of a feedback loop. If the current flowing through the channel exceeds the current limit threshold, then this feedback loop reduces the gate-to-source voltage imposed on the pass FET. This causes the current flowing through the channel to settle to the value determined by the current limit threshold. For example, when a module first powers up, it draws an inrush current to charge its load capacitance. The current limit feedback loop ensures that this inrush current does not exceed the current limit threshold.

The current limit feedback loop has a finite response time. Serious faults such as shorted loads require a faster response in order to prevent damage to the pass FETs or voltage sags on the supply rails. A comparator monitors the current flowing through the sense resistor, and if it ever exceeds the fast trip threshold, then it immediately shuts off the channel. The channel turns back on slowly, allowing the current limit feedback loop time to respond. One normally sets the fast trip threshold some 2 to 5 times higher than the current limit.

Copyright © 2008, Texas Instruments Incorporated



## 3.3-V Current Limiting

The 3.3-V management power channels include internal pass FETs and current sense resistors. The on-resistance of a management channel - including pass FET, sense resistor, metallization resistance, and bond wires - typically equals 290 m $\Omega$  and never exceeds 500 m $\Omega$ . The AdvancedMC<sup>TM</sup> specification allows a total of 1  $\Omega$  between the power source and the load. The TPS2358 never consumes more than half of this budget.

## 3.3-V Fast Trip Function

The 3.3-V fast trip function protects the channel against short-circuit events. If the current through the channel exceeds a nominal value of 300 mA, then the TPS2358 immediately disables the internal pass transistor and then allows it to slowly turn back on into current limiting.

## **3.3-V Current Limit Function**

The 3.3-V current limit function internally limits the current to comply with the AdvancedMC<sup>TM</sup> and MicroTCA<sup>TM</sup> specifications. External resistor RSUM3x allows the user to adjust the current limit threshold. The nominal current limit threshold I<sub>LIMIT</sub> equals:

$$I_{LIMIT} = \frac{650V}{R_{SUM3x}} \tag{1}$$

A 3320- $\Omega$  resistor gives a nominal current limit of  $I_{\text{LIMIT}} = 195$  mA which complies with AdvancedMC<sup>TM</sup> and MicroTCA<sup>TM</sup> specifications. This resistance corresponds to an EIA 1% value. Alternatively, a 3.3-k $\Omega$  resistor will also suffice. Whenever a 3.3-V channel enters current limit, its fault timer begins to operate (see Fault Timer Programming section).

## 3.3-V Over-Temperature Shutdown

The 3.3-V over-temperature shutdown trips if a 3.3-V channel remains in current limit so long that the die temperature exceeds approximately 140°C. When this occurs, any 3.3-V channel operating in current limit turns off until the chip cools by approximately 10°C. This feature prevents a prolonged fault on one 3.3-V channel from disabling the other 3.3-V channel, or disabling either of the 12-V channels.



### 12-V Fast Trip and Current Limiting

Figure 23 shows a simplified block diagram of the circuitry associated with the fast trip and current limit circuitry within a 12-V channel. Each 12-V channel requires an external N-channel pass FET and three external resistors. These resistors allow the user to independently set the fast trip threshold and the current limit threshold, as described below.

#### **12-V Fast Trip Function**

The 12-V fast trip function is designed to protect the channel against short-circuit events. If the voltage across  $R_{SENSE}$  exceeds a nominal threshold of 100 mV, the device immediately disables the pass transistor and declares a fault condition. The nominal fast current limit equals:

$$I_{FT} = \frac{100mV}{R_s} \tag{2}$$

#### **12-V Current Limit Function**

The 12-V current limit function regulates the PASSx pin voltage to prevent the current through the channel from exceeding  $I_{LIMIT}$ . The current limit circuitry includes two amplifiers,  $A_1$  and  $A_2$ , as shown in Figure 23. Amplifier  $A_1$  forces the voltage across external resistor  $R_{SET}$  to equal the voltage across external resistor  $R_{SENSE}$ . The current that flows through  $R_{SET}$  also flows through external resistor  $R_{SUM}$ , generating a voltage on the 12SUMx pin equal to:

$$V_{12SUMx} = \left(\frac{R_{SENSE}R_{SUM}}{R_{SET}}\right)I_{SENSE}$$

(3)

Amplifier A<sub>2</sub> senses the voltage on the 12SUMx pin. As long as this voltage is less than the reference voltage on its positive input (nominally 0.675 V), the amplifier sources current to PASSx. When the voltage on the 12SUMx pin exceeds the reference voltage, amplifier A<sub>2</sub> begins to sink current from PASSx. The gate-to-source voltage of pass FET M<sub>PASS</sub> drops until the the voltages on the two inputs of amplifier A<sub>2</sub> balance. The current flowing through the channel then nominally equals:

$$I_{LIMIT} = \left(\frac{R_{SET}}{R_{SUM}R_{SENSE}}\right) \cdot 0.675V$$

(4)

The recommended value of R<sub>SUM</sub> is 6810  $\Omega$ . This resistor should never equal less than 675  $\Omega$  to prevent excessive currents from flowing through the internal circuitry. Using the recommended values of R<sub>SENSE</sub> = 5 m $\Omega$  and R<sub>SUM</sub> = 6810  $\Omega$  gives:

$$I_{LIMIT} = (0.0198 A / \Omega) \cdot R_{SET}$$

A system capable of powering an 80-Watt AdvancedMC<sup>TM</sup> module consumes a maximum of 8.25 A according to MicroTCA<sup>TM</sup> specifications. The above equation suggests  $R_{SET} = 417 \Omega$ . The nearest 1% EIA value equals 422  $\Omega$ . The selection of  $R_{SET}$  for MicroTCA<sup>TM</sup> power modules is described in the Redundant vs. Non-Redundant Inrush Current Limiting section.




Figure 23. 12-V Channel Threshold Circuitry

## Fault Timer Programming

The fault timers of the four channels in a TPS2358 use identical internal circuitry. Each channel requires an external capacitor  $C_T$  connected between the CTx pin and ground. When a channel goes into current limit, the TPS2358 injects 10  $\mu$ A into the external capacitor. If the channel remains in current limit long enough for the voltage on the CTx pin to reach 1.35 V, then the TPS2358 shuts the channel down and pulls the FLTx pin low to declare a fault. If the channel does not remain in current limit long enough to trip the timer, then the CTx capacitor is discharged through an internal 200- $\Omega$  pulldown resistor. The nominal fault time t<sub>f</sub> equals:

$$t_f = \frac{1.35V}{10\mu A} C_T$$

(6)

The user should select capacitors that provide the shortest fault times sufficient to allow down-stream loads and bulk capacitors to charge. Shorter fault times reduce the stresses imposed on the pass FETs under fault conditions. This consideration may allow the use of smaller and less expensive FETs for the 12-V channels.

(5)

www.ti.com




### Multiswap Operation in Redundant Systems

TheTPS2358 features an additional mode of operation called Multiswap redundancy. This technique does not require a microcontroller, making it simpler and faster than the redundancy schemes described in the MicroTCA<sup>™</sup> standard. Multiswap is especially attractive for AdvancedMC<sup>™</sup> applications that require redundancy but need not comply with the MicroTCA<sup>™</sup> power module standard.

In order to implement Multiswap redundancy, connect the SUM pins of the redundant supplies together and tie a single  $R_{SUM}$  resistor from this node to ground. The current limit thresholds now apply to the sum of the currents delivered by the redundant supplies. When implementing multiswap redundancy on 12-V channels, all of the channels must use the same values of resistors for  $R_{SENSE}$  and  $R_{SET}$ .

Figure 24 compares the redundancy technique advocated by the MicroTCA<sup>™</sup> specification to multiswap redundancy. MicroTCA<sup>™</sup> redundancy independently limits the current delivered by each power source. The current drawn by the load cannot exceed the sum of the current limits of the individual power sources. Multiswap redundancy limits the current drawn by the load to a fixed value regardless of the number of operational power sources. Removing or inserting power sources within a multiswap system does not affect the current limit seen by the load.



MicroTCA<sup>™</sup> Redundancy

Multiswap Redundancy

Figure 24. MicroTCA<sup>™</sup> Redundancy vs. Multiswap Redundancy

INSTRUMENTS www.ti.com

(7)

**TEXAS** 

## 12-V Inrush Slew Rate Control

As normally configured, the turn-on slew rate of the 12-V channel output voltage  $V_{\text{OUT}}$  equals:

$$\frac{dV_{out}}{dt} \cong \frac{I_{src}}{C_g}$$

where  $I_{SRC}$  equals the current sourced by the PASSx pin (nominally 30  $\mu$ A) and  $C_g$  equals the effective gate capacitance. For purposes of this computation, one can assume that the effective gate capacitance approximately equals the reverse transfer capacitance,  $C_{RSS}$ . To reduce the slew rate, increase  $C_g$  by connecting additional capacitance from PASSx to ground. Place a resistor of at least 1000  $\Omega$  in series with the additional capacitance to prevent it from interfering with the fast turn off of the FET.




Figure 25. RC Slew Rate Control

## 12-V ORing Operation for Redundant Systems

The 12-V channels use external pass FETs to provide reverse blocking. The TPS2358 pulls the BLKx pin high when the input-to-output differential voltage VIN12x-OUT12x exceeds a nominal value of 10 mV, and it pulls the pin low when this differential falls below a nominal value of -3 mV. These thresholds provide a nominal 13 mV of hysteresis to help prevent false triggering (Figure 26).

The source of the blocking FET connects to the source of the pass FET, and the drain of the blocking FET connects to the load. This orients the body diode of the blocking FET such that it conducts forward current and blocks reverse current. The body diode of the blocking FET does not normally conduct current because the FET turns on when the voltage differential across it exceeds 10 mV.




Figure 26. ORing Thresholds



#### www.ti.com

## Using the TPS2358 to Control Two AdvancedMC™ Slots

The TPS2358 has been designed for use on ATCA Carrier boards with a minimum number of external components. Carrier boards do not usually have redundant 3.3-V or 12-V supplies, so it is not necessary to provide ORing functions in the power supply feeds. Consequently, the external 12-V ORing FETs have been omitted and the BLKx pins are left unconnected.





Figure 27. Block Diagram of TPS2358 In a Non-Redundant System



## Layout Considerations

TPS2358 applications require layout attention to ensure proper performance and minimize susceptibility to transients and noise. In general, all runs should be as short as possible but the list below deserves first consideration.

- 1. Decoupling capacitors on IN12A, IN12B, IN3A, and IN3B should have minimal length to the pin and to GND.
- SENMx and SENPx runs must be short and run side by side to maximize common mode rejection. Kelvin
  connections should be used at the points of contact with R<sub>SENSE</sub> (Figure 28).
- 3. SETx runs need to be short on both sides of  $\ensuremath{\mathsf{R}_{\mathsf{SET}}}$
- 4. These runs should be as short as possible and sized to carry at least 20 Amps, more if possible.
  - a. Runs on both side of  $R_{SENSE}$ .
  - b. Runs from the drains and sources of the external FETs.
- 5. Runs from the BLK FETs to OUT12x should be as short as possible.
- 6. Runs connecting to IN3x and OUT3x should be sized for 1 Amp or more.
- 7. Connections to GND and SUMx pins should be minimized after the runs above have been placed.
- 8. The device dissipates low to average power so soldering the powerpad to the board is not a requirement. However, doing so will improve thermal performance and reduce susceptibility to noise.





Additional details omitted for clarity.



## **Transient Protection**

TPS2358 devices in deployed systems are not likely to have long, inductive feeds or long load wires. However, it is always advised that an analysis be performed to determine the need for transient protection. When the TPS2358 interrupts current flow, any inductance on the input will tend to cause a positive voltage spike on the input, and any inductance on the output will tend to cause a negative voltage spike on the output. The following equations allow the designer to make a reasonably accurate prediction of the voltage spike due to interruptions in current.

$$V_{SPIKE} = V_{NOM} + I_{LOAD} \sqrt{\frac{L}{C}}$$

where:

- V<sub>NOM</sub> = nominal voltage at terminal being analyzed
- L = combined inductance of feed and  $R_{TN}$  lines
- C = capacitance at point of disconnect
- I<sub>LOAD</sub> = current through terminal at T<sub>DISCONNECT</sub>

$$L_{STRAIGHTWIRE} \sim \left[ 0.2 \times length \times ln \left( \frac{4 \times length}{diameter} \right) - 0.75 \right] nH$$

This equation can be used to calculate the capacitance required to limit the voltage spike to a desired level above the nominal voltage:

$$C = \frac{LI^2}{\left(V_{SPIKE} - V_{NOM}\right)^2}$$

(9)

(8)

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2358RGZR	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2358RGZRG4	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2358RGZT	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2358RGZTG4	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS2358RGZR	QFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
	TPS2358RGZT	QFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2



# PACKAGE MATERIALS INFORMATION


26-Jun-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2358RGZR	QFN	RGZ	48	2500	346.0	346.0	33.0
TPS2358RGZT	QFN	RGZ	48	250	190.5	212.7	31.8

## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.






NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# RGZ (S-PVQFN-N48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated